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(57) ABSTRACT
A differential output analog multiplier circuit utilizing four
G4-FETs, each source connected to a current source. The four
G4-FETs may be grouped into two pairs of two G4-FETs
each, where one pair has its drains connected to a load, and the
other par has its drains connected to another load. The differ-
ential output voltage is taken at the two loads. In one embodi-
ment, for each G4-FET, the first and second junction gates are
each connected together, where a first input voltage is applied
to the front gates of each pair, and a second input voltage is
applied to the first junction gates of each pair. Other embodi-
ments are described and claimed.
20 Claims, 4 Drawing Sheets
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FOUR-GATE TRANSISTOR ANALOG
MULTIPLIER CIRCUIT
BENEFIT OF PROVISIONAL APPLICATION
This patent application claims the benefit of Provisional
Application No. 60/801,875, filed 19 May 2006.
GOVERNMENT INTEREST
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
FIELD
The present invention relates to analog circuits, and more
particularly, to analog multiplier circuits utilizing four-gate
transistors.
BACKGROUND
Analog multiplier circuits are useful building blocks in
many analog applications, such as signal processing. Typical
analog multiplier circuits, such as the so-called Gilbert mul-
tiplier, use on average from six to ten transistors for a differ-
ential output.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. lA is a prior art illustration of a G4-FET; and FIG. 1B
illustrates its circuit symbol.
FIG. 2 is an analog multiplier circuit according to an
embodiment of the present invention.
FIG. 3 is an analog multiplier circuit according to another
embodiment of the present invention.
DESCRIPTION OF EMBODIMENTS
In the description that follows, the scope of the term "some
embodiments" is not to be so limited as to mean more than
one embodiment, but rather, the scope may include one
embodiment, more than one embodiment, or perhaps all
embodiments.
Embodiments described herein use a four-gate FET (Field
Effect Transistor) as a basic building block in analog multi-
plier circuits. Four such four-gate FETs are employed to form
a differential output multiplier. (Two such four-gate FETs
may be employed to form a single-ended output multiplier.)
The four-gate FET, denoted as G 4-FET, has been described in
various publications, such as for example in B. J. Blalcok, et
al., "The Multiple-Gate MOS-JFET Transistor", Int. Journal
of High Speed Electronics and Systems, 12 (2), pp. 511-520,
2002; and in K. Akarvardar, et al., "Depletion-All-Around
Operation of the SOI Four-Gate Transistor," IEEE Trans. on
Electron Devices, vol. 54, no. 2, Feb., 2007, pp. 323-331. A
G4-FET is a SOI (Silicon-On-Insulator) device.
FIG. lA illustrates a simplified perspective view of an
n-channel G4-FET. The n-channel, source, and drain are
labeled as such in FIG. IA. For an n-channel G 4-FET, the
channel is doped n, and the source and drains are doped n'.
Above the n-channel is a gate oxide, labeled as such, and on
top of the gate oxide is a gate, labeled Gl for the "first' gate,
which may bepolysilicon. This gate will also be referred to as
a front gate. A buried oxide layer, labeled as such, is below the
n-channel, source, and drain. Below the buried oxide layer is
2
a substrate, labeled as such. The substrate also serves as the
"second" gate, and so is labeled as G2. This gate will also be
referred to as a back gate. Two junction gates, labeled JGl and
JG2, are doped p'. A p-channel G4-FET is complementary to
5 an n-channel G4-FET, in that the channel is doped p, the
source and drains are doped p', and the junction gates are
doped nom.
From FIG. lA, it is seen that a G 4-FET may be viewed as
an accumulation-mode MOSFET featuring two lateral junc-
10 tion-gates (JGl and JG2). Alternatively, it may be viewed as
a lateral double-gate JFET (Junction FET) featuring two ver-
tical MOS (Metal Oxide Semiconductor) gates (polysilicon
front gate Gl and substrate-emulated back-gate G2). The
15 junction gates are normally reverse biased with respect to the
channel, and the drain-current 1D comprised of majority
carriers. The structure and layout of an n-channel G4-FET
may be essentially the same as that of a p-channel inversion-
mode SOI MOSFET with two body contacts on each side of
20 the channel. The body contacts, source, and drain of the
inversion-mode MOSFET are used in the G 4-FET as the
source, drain, and junction gates, respectively. The four-gates
of the G4-FET may be independently biased. Depending on
the biasing, source and (or) volume conduction modes are
25 available.
The junction gates operate as in a JFET, altering the poten-
tial distribution within the body via the lateral depletion
regions they induce. On a partially depleted body, if the
reverse bias on the junction gates is sufficiently high, they can
30 switch the G4-FET from a normally ON mode to a normally
OFF mode. Further increases in the magnitude of the j unction
gate voltages modulate the threshold voltage related to the
front gate (Gl). In a normally OFF mode, the saturated drain
current of the G4-FET may be expressed as for an accumula-
35 tion-mode MOSFET by including the threshold voltage
modulation by the junction gates:
K„	 2	 (1)
ID 
= 2 [vacs — VT( V3cis, V3czs)]
40
where K„ is the transconductance parameter given by,
45
L^Kn =	 Coxunn,	 (^)
Cox is the front gate oxide capacitance, µ„ h is the effective
50 electron mobility, and W f is the effective channel width,
which is about half of the distance between the two junctions
due to the squeezing effect of the junction gates. In the above
expressions, the subscript S in the voltages denotes that they
are respect to the source. For example, V G,,
 
is the gate-to-
55 source voltage for junction gate JGL VAVIGis VrG21)
denotes the threshold voltage of the G4-FET corresponding to
the flatband condition at the front interface, and its functional
dependence upon V G,, and VJC21 is displayed.
For the case where V G,, VJG21=VIos the functional
60 dependence of VT upon V G, in the fully depleted mode has
been modeled in K. Akarvardar, et al., "Threshold Voltage
Model of the SOI 4-gate Transistor," IEEE Int. SOI Con£, pp.
89-90, 2004, as
65	 VAV as)—VTO+^V,.,
	 (3)
where V To and ^ are given in the cited reference. The coupling
^ factor has been found to be a strong function of the device
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width, and depends weakly on the silicon film thickness. For
the case VJG1s^'VJG2s systematic measurements suggest that
VT(V3cis, V3czs) _ PTO + 2(V3cis + V3czs)-
	
4 )
FIG. 1B illustrates a circuit symbol for the n-channel
G4-FET of FIG. 1A. The choice of placing JG1 "above" JG2,
as well as the ordering of the front gate, in FIG. 1B is only a
matter of convenience.
FIG. 2 illustrates an analog multiplier circuit according to
an embodiment of the present invention. The four transistors
labeled Ml, M2, M3, and M4 are each  G 4-FET, eachwith its
back gate (G2) grounded (at substrate potential Vss). Tran-
sistors Ml and M3 have their drains connected to each other
and loaded by a load, labeled Ri. For some embodiments, the
load may be a resistor having a resistance Ri, and for others,
the load may be an active device or circuit having a small-
signal impedance Ri. The symbol Transistors M2 and M4
also have their drains connected to each other and loaded by
a load having the same resistance (or small-signal impedance)
value as the load for transistors Ml and M3. Because these
loads are matched, the same label is used for each. These
loads convert a differential current to a differential output
voltage, denoted as V,,, in FIG. 2. The sources of the four
transistors are connected to a current source that provides a
bias current I,,,s.
The two input voltages are denoted as Vrr,, and V112. The
front gates (Gl) of transistors Ml and M2 are held at bias
voltage V
,,,sl • The difference in voltages between the front
gates of transistors M3 and Ml is -Vrr,, using the algebraic
sign convention implied in FIG. 2. Likewise, the difference in
voltages between the front gates of transistors M4 and M2 is
-V,,,. The two junction gates (JG1 and JG2) for each tran-
sistor are connected to each other. The two junction gates for
transistor Ml, and the two junction gates for transistor M4,
are held at bias voltage V,,,s2• Consequently, the difference
in voltages between the junction gates of transistors M3 and
Ml is -VrA^, and the difference in voltages between the
junction gates of transistors M4 and M2 is Vr^.
The output voltage is given by
4
as shown in FIG. 3, the difference in voltages between the
junction gates JG2 of transistors M3 and Ml is -V v2, and the
difference in voltages between the junction gates JG2 of
transistors M4 and M2 is V v2.
5 If VBIAS2 ;-VBIAS3, q• lE //4) q• lis used instead of E //3 ) as for
the previous embodiment to derive an expression for the
output voltage. It may then be shown that
10	 VOUI KXRL V111 V1N2-	 (7)
From Eq. (7), it is seen that the output voltage for the embodi-
ment of FIG. 3 is also a linear function of the product of the
input voltages, but with a different multiplier gain than for the
15 embodiment of FIG. 2.
The embodiments should be designed so that the drain
currents of the G4-FETs satisfy (at least approximately) the
expression of Eq. (1). For example, the biasing of the n-chan-
nels should be such that there is (1) cut-off prevention:
20 VG1s>VT(VJG1s1 VJG2s); (2) drain current saturation:
VGin_VT(VJGis VJG2s); and (3) reverse-bias on the junc-
tion gates with respect to the source: VJGis- W and VJG2S_0.
The "D" in the subscript of a voltage denotes drain, so that
VGin is the gate-to-drain voltage for the front gate (Gl). The
25 third condition is valid if the body of a G 4-FET is fully-
depleted. If the body is partially-depleted, the requirement
may be more strict: V rG,s and VJG2s should be sufficiently
negative to keep the body fully-depleted during operation.
The expressions below are useful for finding an input range
30 of the input voltages such that the above three conditions may
be satisfied. To that end, the common source voltage for the
circuit of FIG. 2 may be expressed as
35	 (8A)/BIAS
Vs = Vainsi — VBinsz — VTO —	 2K„ — ( VAN, + 2^ z),
and the common source voltage for the circuit of FIG. 3 may
40 be expressed as
Voaz°1( 1+I3)-V2+I4ARL,	 (5)
where h, I 2, I3 , and I4 denote the source-drain currents of 45
transistors Ml, M2, M3 and M4, respectively. Because each
transistor has its two junction gate-to-source voltages equal to
each other, Eq. (3) is applicable. Using Eq. (3) and Eq. (1) to
provide expressions for the source-drain currents in Eq. (5),
yields	 50
VOU7 4K ^RLVIN1Vna2, 	 (6)
indicating that the output voltage is a linear function of the
product of the input voltages.
FIG. 3 illustrates a multiplier circuit according to another 55
embodiment of the present invention. In the particular
embodiment of FIG. 3, the front gate of each transistor is
biased to bias voltage V
,,,sl • Using the convention ofplacing
the junction gate JG1 "above" JG2 as in FIG. 113, reference
may be made to the junction gates in FIG. 3. Junction gates
JG1 for transistors M3 and M4 are biased at bias voltage
V,,,s3 . Junction gates JG2 for transistors Ml and M4 are
biased at bias voltage VB7AS2 . With the input voltage Vrr,, as
shown in FIG. 3, the difference in voltages between the junc-
tion gates JG1 of transistors M3 and Ml is -Vrr,i , and the
difference in voltages between the junction gates JG1 of
transistors M4 and M2 is -Vrr,i . With the input voltage V v2
^	 (sB)
/Bins
Vs = VBinsi — VBinsz — VTO —	 2K„ — 4 (Vl2Nl + Vll2N2)
Let V01 and V02 denote the voltages at the loads, as indicated
in FIGS. 2 and 3, and let I 0 , and IO2 denote the currents
through the loads, as indicated in FIGS. 2 and 3. Note that V01
is the drain voltage of the transistor pair Ml and M3, and V02
is the drain voltage of the transistor pair M2 and M4. The
current I0, is the sum of the drain currents of the transistor
pair Ml and M3, and the current I O2 is the sum of the drain
currents of the transistor pair M2 and M4. Using Eqs. (8A)
and (813) for the source voltage in expressions for the drain
currents for the circuit of FIG. 2 yields,
60	
— 
/Bins RL	 (9A)
V01 = VDD	 2 +2K„RL^VIMViN2,
and
	
/Bins RL	 (9B)
Voz = V^^ —	 — 2KnRc^ViN1ViN2-
65	
2
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For the circuit of FIG. 3,
IBins RL K„RLe	 (1 OA)V01 = VDD — 2 — 2 VIN  ViN2,
and
IBinsRL K„R&	 (IOB)V01 = VDD — 2 ­2 ViN1 ViN2-
With the help of Eqs. (8A), (813), (9A), (913), (10A), and
(lOB), the G4-FET terminal voltages, V Gi ,
 VJGi, VJG2, and
VG21 may be expressed as a function of the input voltages.
These expressions may be applied to the previously described
three conditions for the drain currents of the G4-FETs to
satisfy the expression of Eq. (1). It has been found that in
many applications, for the same circuit and device param-
eters, the embodiment of FIG. 3 allows for a higher input
range than the embodiment of FIG. 2. On the other hand, for
the same input range, the circuit of FIG. 2 provides a larger
output swing as may be noticed by comparing Eqs. (6) and
(7), where it is assumed that the coupling factor ^ is in the
range of —1 to 0. Consequently, the circuits of FIGS. 2 and 3
allow one to tradeoff input range with output range for a given
application.
Various modifications may be made to the described
embodiments without departing from the scope of the inven-
tion as claimed below. For example, single-ended circuits
may be employed, where there is only one pair of four-gate
transistors instead of two pairs. For example, some embodi-
ments may employ the pair of transistors Ml and M3 and its
load, but not the pair of transistors M2 and M4 and its load. In
that case, the single-ended voltage output is taken at the load
of transistors Ml and M3. In other embodiments, dual circuits
may be provided, where p-channel G 4-FETs are used instead
of n-channel transistors.
In some embodiments, the input voltages may be derived in
ways other than suggested in FIGS. 2 and 3. For example,
referring to FIG. 3, in general a differential voltage may be
provided to the front gates of transistors Ml and M3, so that
• voltage V, is applied to the front gate of transistor Ml, and
• voltage V3 is applied to the front gate of transistor M3,
where these voltages have some common-mode voltage
V,om . In the noiseless case, one may express these voltages as
VI =V__+v/2 and V3=V__—v/2, where v is a small-signal
voltage. Similar remarks apply to the differential voltages
provided to the front gates of transistor pair M2 and M4, and
to the junction gates of transistor pair Ml and M3, and tran-
sistor pair M2 and M4.
It is to be understood in these letters patent that the meaning
of A is connected to B", where A or B may be, for example,
a node or device terminal, is that A and B are connected to
each other so that the voltage potentials of A and B are
substantially equal to each other. For example, A and B may
be connected together by an interconnect (transmission line).
In integrated circuit technology, the interconnect may be
exceedingly short, comparable to the device dimension itself.
For example, the gates of two transistors may be connected
together by polysilicon, or copper interconnect, where the
length of the polysilicon, or copper interconnect, is compa-
rable to the gate lengths. As another example, A and B may be
connected to each other by a switch, such as a transmission
gate, so that their respective voltage potentials are substan-
tially equal to each other when the switch is ON.
It is also to be understood in these letters patent that the
meaning of A is coupled to B" is that either A and B are
6
connected to each other as described above, or that, although
A and B may not be connected to each other as described
above, there is nevertheless a device or circuit that is con-
nected to both A and B. This device or circuit may include
5 active or passive circuit elements, where the passive circuit
elements may be distributed or lumped-parameter in nature.
For example, A may be connected to a circuit element that in
turn is connected to B.
It is also to be understood in these letters patent that a
io "current source" may mean either a current source or a current
sink. Similar remarks apply to similar phrases, such as, "to
source current'.
It is also to be understood in these letters patent that various
circuit components and blocks, such as current mirrors,
15 amplifiers, etc., may include switches so as to be switched in
or out of a larger circuit, and yet such circuit components and
blocks may still be considered connected to the larger circuit.
What is claimed is:
20	 1. A single-ended multiplier circuit comprising:
• current source having one terminal connected to a first
reference voltage and a second terminal;
• load having one terminal connected to a second reference
voltage and a second terminal configured as a single-
25	 ended output terminal;
• first G4-FET comprising a front gate, a back gate, a first
junction gate, a second junction gate, a source, and a
drain; and
• second G4-FET comprising a front gate, a back gate, a
30	 first junction gate, a second junction gate, a source, and
a drain;
the first and second junction gates of the first G4-FET are
connected to each other; the back gates of the first and
second G4-FETs are connected to each other; the first
35 and second junction gates of the second G4-FET are
connected to each other; the sources of the first and
second G4-FETs are connected to the second terminal of
the current source; and the drains of the first and second
G4-FETs are connected to the second terminal of the
40	 load;
the single-ended multiplier circuit configured to provide as
an output a signal proportional to a product of a first
input voltage difference applied to the front gates of the
first and second G4-FETs and a second input voltage
45	 difference applied to the first junction gates of the first
and second G4-FETs.
2. The circuit as set forth in claim 1, wherein the front gate
of the first G4-FET is biased at a first bias voltage; and the first
and second junction gates of the first G4-FET are biased at a
50 second bias voltage.
3. The circuit as set forth in claim 1, wherein said first
differential voltage applied to the front gates of the first and
second G4-FETs having a first common-mode voltage; and
said second differential voltage is applied to the first junction
55 gates of the first and second G 4-FETs having a second com-
mon-mode voltage.
4. The circuit as set forth in claim 1, wherein the load
comprises a resistor.
5. A single-ended multiplier circuit comprising:
60	 a current source having one terminal connected to a first
reference voltage and a second terminal;
a load having one terminal connected to a second reference
voltage and a second terminal configured as a single-
ended output terminal;
65 a first G4-FET comprising a front gate, a back gate, a first
junction gate, a second junction gate, a source, and a
drain; and
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a second G4-FET comprising a front gate, a back gate, a
first junction gate, a second junction gate, a source, and
a drain;
the front gates of the first and second G 4-FETs are con-
nected to each other;
the back gates of the first and second G4-FETs are con-
nected to each other; the sources of the first and second
G4-FETs are connected to the current source; and the
drains of the first and second G4-FETs are connected to
the load;
the single-ended multiplier circuit configured to provide as
an output a signal proportional to a product of a first
input voltage difference applied to the first junction
gates of the first and second G 4-FETs and a second input
voltage difference applied to the second junction gates
of the first and second G4-FETs.
6.The circuit as set forth in claim 5, wherein the front gates
of the first and second G4-FETs are biased at a first bias
voltage; the second junction gate of the first G 4-FET is biased
at a second bias voltage; and the first junction gate of the
second G4-FET is biased at a third bias voltage.
7. The circuit as set forth in claim 5, wherein said first
differential voltage is applied to the first junction gates of the
first and second G4-FETs having a first common-mode volt-
age; and said second differential voltage is applied to the
second junction gates of the first and second G4-FETs having
a second common-mode voltage.
8. The circuit as set forth in claim 5, wherein the load
comprises a resistor.
9. A four quadrant multiplier circuit for multiplying two
input voltages, comprising:
a power terminal and a common terminal configured to
receive respective reference voltages;
first, second, third, and fourth G4-FETs, each of said four
G4-FETs having a front gate, a back gate, a first junction
gate, a second junction gate, a source terminal, and a
drain terminal, each back gate of each of said four
G4-FETs electrically coupled to said common terminal;
said source terminals of said first, second, third, and fourth
G4-FETs electrically coupled together and coupled to
said common terminal by way of a current source;
said front gates of said first and second G4-FETs coupled
together, said coupled front gates of said first and second
G4-FETs representing a first input terminal of a first
voltage input;
said front gates of said third and fourth G4-FETs coupled
together, said coupled front gates of said third and fourth
G4-FETs representing a second input terminal of said
first voltage input;
said first and second junction gates of said first G4-FET and
said first and second junction gates of said fourth
G4-FET all coupled together and representing a first
input terminal for a second voltage input;
said first and second junction gates of said second G4-FET
and said first and second junction gates of said third
G4-FET all coupled together and representing a second
input terminal for said second voltage input;
said drain terminals of said second and said fourth
G4-FETs coupled together, and electrically connected to
said power terminal by way of a first load, said coupled
drain terminals of said second and said fourth G4-FETs
representing a first output terminal for an output voltage;
and
said drain terminals of said first and said third G4-FETs
coupled together, and electrically connected to said
power terminal by way of a second load, said coupled
8
drain terminals of said first and said third G 4-FETs rep-
resenting a second output terminal for an output voltage;
said four quadrant multiplier circuit configured to receive a
first input voltage signal across said first and second
5 terminals of said first voltage input and configured to
receive a second input voltage signal across said first and
second terminals of said second voltage input, and con-
figured to provide an output voltage across said first and
second output terminals, said output voltage propor-
l0	 tional to a product of said first input voltage and said
second input voltage.
10. The four quadrant multiplier circuit of claim 9, wherein
said front gates of said first and second G4-FETs are coupled
15 to a first bias voltage and said junction gates of said first and
fourth G4-FETs are coupled to a second bias voltage.
11. The four quadrant multiplier circuit of claim 10,
wherein at least one of said bias voltages is configured to
prevent a G4-FET cut-off over a desired range of input volt-
2o ages.
12. The four quadrant multiplier circuit of claim 10,
wherein at least one of said bias voltages is configured to
prevent a drain current saturation over a desired range of input
voltages.
25 13. The four quadrant multiplier circuit of claim 10,
wherein at least one of said bias voltages is configured to
provide a reverse-bias on at least two of said junction gates
with respect to said sources.
14. The four quadrant multiplier circuit of claim 13,
30 wherein at least one of said bias voltages is configured to be
sufficiently negative to keep a body of said G 4-FETs fully-
depleted during operation of said four quadrant multiplier
circuit.
15. The four quadrant multiplier circuit of claim 9, wherein
35 at least one of said first load and second load comprises a
resistor.
16. The four quadrant multiplier circuit of claim 9, wherein
at least one of said first load and second load comprises an
active device.
40	 17. A four quadrant multiplier circuit for multiplying two
input voltages, comprising:
a power terminal and a common terminal configured to
receive respective reference voltages;
first, second, third, and fourth G4-FETs, each of said four
45 G4-FETs having a front gate, a back gate, a first junction
gate, a second junction gate, a source terminal, and a
drain terminal, each back gate of each of said four
G4-FETs electrically coupled to said common terminal;
said source terminals of said first, second, third, and fourth
50	 G4-FETs electrically coupled together and coupled to
said common terminal by way of a current source;
said front gates of said first, second, third and fourth
G4-FETs coupled together;
said first junction gates of said first and second G4-FETs
55 coupled together, said coupled firstjunction gates of said
first and second G4-FETs representing a first input ter-
minal of a first voltage input;
said first junction gates of said third and fourth G4-FETs
coupled together, said coupled first junction gates of said
60	 third and fourth G4-FETs representing a second input
terminal of said first voltage input;
said second junction gates of said first and fourth G4-FETs
coupled together, said coupled second junction gates of
said first and fourth G4-FETs representing a first input
65	 terminal of a second voltage input;
said second junction gates of said second and third
G4-FETs coupled together, said coupled second junction
US 8,010,591 B2
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gates of said second and third G4-FETs representing a
second input terminal of said second voltage input;
said drain terminals of said second and said fourth
G4-FETs coupled together, and electrically connected to
said power terminal by way of a first load, said coupled
drain terminals of said second and said fourth G4-FETs
representing a first output terminal for an output voltage;
and
said drain terminals of said first and said third G4-FETs
coupled together, and electrically connected to said
power terminal by way of a second load, said coupled
drain terminals of said first and said third G 4-FETs rep-
resenting a second output terminal for an output voltage;
said four quadrant multiplier circuit configured to receive a
first input voltage signal across said first and second
terminals of said first voltage input and configured to
receive a second input voltage signal across said first and
second terminals of said second voltage input, and con-
figured to provide an output voltage across said first and
10
second output terminals, said output voltage propor-
tional to a product of said first input voltage and said
second input voltage.
18. The four quadrant multiplier circuit of claim 17,
s wherein said front gates of said G4-FETs are coupled to a first
bias voltage, said secondj unction gates of said first and fourth
G4-FETs are coupled to a second bias voltage, and said first
junction gates of said third and fourth G4-FETs are coupled to
a third bias voltage.
io 19. The four quadrant multiplier circuit of claim 18,
wherein at least one of said bias voltages is configured to keep
a body of said G4-FETs fully-depleted during operation of
said four quadrant multiplier circuit.
20. The four quadrant multiplier circuit of claim 18,
is wherein at least one of said bias voltages is configured to
prevent a G4-FET cutoff or is configured to prevent a drain
current saturation over a desired range of input voltages.
